Existing chip design benchmarks test isolated steps, such as writing RTL from a specification, and are increasingly saturated. ChipAgents is developing Build-A-Chip-Bench with contributions from Nvidia to the benchmark suite and scoring rubric. The benchmark evaluates AI agents from workload specification through GDS layout, using open-source tools and an open-source PDK to assess their ability to complete the chip-design workflow. Each design must pass a hard gate, covering functional correctness against a hidden verification IP as well as routability, hold timing, and DRC, and designs that pass are scored on PPA against the task’s constraints. The best agent passes the hard gate on 65% of tasks and reaches an overall score of 16.6%. Frontier agents struggle to revisit earlier decisions, protect working behavior while optimizing, and plan around slow tool runs. Read more here . The post Introducing Build-A-Chip-Bench: From Workload Specification to GDS appeared first on Semiconductor Engineering .
Introducing Build-A-Chip-Bench: From Workload Specification to GDS
英文
Evaluate AI agents from workload specification through GDS layout, using open-source tools and an open-source PDK to assess their ability to complete the chip-design workflow. The post Introducing Build-A-Chip-Bench: From Workload Specification to GDS appeared first on Semiconductor Engineering .
本站仅提供摘要,完整内容请阅读原文(版权归原媒体所有)
https://semiengineering.com/introducing-build-a-chip-bench-from-workload-specification-to-gds/
相关阅读
11-04 08:00
11-02 20:33
11-02 20:31
11-02 20:00